FMC-Servo - FMC Module w/(8) 16-bit, 500 kSPS A/D Channels · (8) 16-bit D/A Channels with onboard PLL

FMC-Servo - FMC Module w/(8) 16-bit, 500 kSPS A/D Channels · (8) 16-bit D/A Channels with onboard PLL
Main features
  • Eight A/D Input Channels
    • 500 kSPS, 16-bit A/D
    • Differential, Gain Programmable
  • Eight D/A Output Channels
    • 0.5μs Settling Time, 16-bit D/A
    • ± 10V Output Range
  • Sample clocks and timing and controls
    • 10 MHz, ±250 ppb stability on- board reference
    • Programmable PLL
    • Programmable Clock Frequency as low as 3.05 kHz
    • Integrated with FMC triggers
  • FMC module, VITA 57.1
    • High Pin Count no SERDES required
    • Compatible with 2.5V VADJ
    • Power monitor and controls
  • 8W typical
  • Conduction Cooling per VITA 20 subset
  • Environmental ratings for -40° to 85°C, 9g RMS sine, 0.1g2/Hz random vibration

The FMC-SERVO module features eight simultaneously sampling A/D and DACs. Low latency SAR A/D and fast-settling DACs support real-time servo control applications. The programmable input range and high input interface directly to many sensors, while the output is capable of driving many transducers. Front panel digital IO can be also be used as PWM or process controls.

Clock and trigger controls include support for consistent servo loop timing, counted frames, software triggering and external triggering. The sample rate clock is either an external clock or on-board programmable PLL clock source

The FMC-Servo power consumption is TBD W for typical operation. The module may be conduction cooled using VITA20 standard and a heat spreading plate. Ruggedization levels for wide-temperature operation from -40 to +85C operation and 0.1 g2/Hz vibration. Conformal coating is available.

Support logic in VHDL is provided for integration with FPGA carrier cards. Specific support for Innovative carrier cards includes integration with Framework Logic tools that support VHDL and Matlab developers. The Matlab BSP supports real-time hardware-in-the-loop development using the graphical block diagram Simulink environment with Xilinx System Generator for the FMC integrated with the FPGA carrier card.

Software tools for Innovative carrier cards include host development C++ libraries and drivers for Windows and Linux, 32/64-bit including RTOS variants. Application examples demonstrating the module features are provided.

* Sampling rates in an application depend on carrier and system design

08b9ed2f8f0886288d64b57376d4f5fe66666666